Abstract-This paper describes low-temperature flip-chip bonding for both optical interconnect and microwave applications. Vertical-cavity surface-emitting laser (VCSEL) arrays were flip-chip bonded onto a fused silica substrate to investigate the optoelectronic characteristics. To achieve low-temperature flip-chip bonding, indium solder bumps were used, which had a low melting temperature of 156.7 C. The current-voltage ( -) and light-current ( 
I. INTRODUCTION
electrical behavior up to the millimeter-wave range in microwave devices [1] . For flip-chip bonding, the commonly used solders are Au-Sn and Pb-Sn alloys. These materials, however, are unsuitable for optoelectronic hybrid systems in which high-temperature processing can degrade optical devices, such as polymeric waveguides or microlenses. In particular, for acrylate series polymeric waveguides, low-temperature solders that can be processed below 160 C are recommended [2] . Alloys containing indium are widely used in applications for which relatively low temperature processing is required. In addition, due to its ductility, indium solder has become increasingly prevalent in the implementation of photonics, fiber-optic devices, and packaging [3] . However, during soldering operations, indium easily forms oxides that have very high melting point. The solid oxide film adheres onto the molten solder and thus prevents the solder solution from contacting with the surface to be joined [4] . Consequently, quality joints cannot be achieved, and the adhesion strength between indium bump and chip pad becomes weak. In our previous work [5] , for flip-chip bonding of a vertical-cavity surface-emitting laser (VCSEL) array chip on glass substrate, a thin Ag coating on the indium bumps found to be very effective at both preventing oxidation of the indium bumps and decreasing the melting temperature of the pure indium solder. The result was enhanced adhesion strength between the indium bumps and the VCSEL chip pads. This paper investigates the effects of a Ag coating on the indium bump with respect to optoelectronic and microwave performances. These performances are analyzed using two kinds of test samples such as an optical interconnection plate and a coplanar waveguide (CPW) package.
II. EXPERIMENT
To measure the optoelectronic and microwave characteristics of the solder bumps, two kinds of interconnection samples were prepared. The optoelectronic characteristics were tested for a sample in which the 850-nm VCSEL arrays were flip-chip bonded onto the fused silica substrate by means of solder bumps. The microwave characteristics of the solder bumps were investigated with a flip-chip-bonded CPW structure.
A. Fabrication of Optical Interconnection Samples
The application of low-temperature flip-chip bonding is targeted to the optical interconnection plate [2] where a thermally weak polymeric waveguide is integrated with optical devices, as shown in Fig. 1 . The VCSEL and photo detector (PD) chips are flip-chip bonded onto the top surface of a transparent substrate, and a polymeric waveguide is formed on the bottom surface of the substrate. In the fabrication of this interconnection plate, the waveguide is formed first and then the VCSEL/PD chips are bonded. If these processes were reversed, the spin-coating of the waveguide materials would be difficult [2] . Thus, to protect the polymeric waveguide from thermal damage during flip-chip bonding, a low melting temperature bump material is needed.
In the test sample for the bump metal, metal layers of both Ag-coated indium and uncoated indium were deposited for comparison. The dimensions of the bumps were 6 m in height and 80 m in diameter. The metal lines and bumps are shown in Fig. 2(a) . When the VCSEL array chip was flip-chip bonded onto the substrate, the bonding temperatures was 150 C and the bonding pressure was 500 gf. The two-channel VCSEL array is 500 470 m, with a thickness of 200 m. The flip-chip-bonded VCSEL array chip is shown in Fig. 2(b) .
B. Fabrication of CPW Flip-Chip Interconnection Samples
The test sample to measure the microwave characteristics was composed of CPWs on a quartz substrate and a quartz chip, as shown in Fig. 3 . The chip was flip-chip bonded onto the substrate using the bumps formed on the substrate, as shown in Fig. 4(a) . The flip-chip-bonded CPW sample is shown in Fig. 4(b) . The test chip with the dimensions of 1 1 0.7 mm has 50-CPW through lines. The substrate has the same 50- I  DESIGN TABLE FOR THE CPW TEST SYSTEMS CPW lines as the test chip. Detailed dimensions and deduced parameters for the 50-CPW structure are listed in Table I .
C. Solder Bump Formation and Flip-Chip Process
The two solder bump materials, for a comparison of the Ag-coated indium and the uncoated indium, were formed in both optical and CPW interconnection samples. In the metal lines, three layers of metal, Ti (100 )/Ni (400 )/Au (3000 ) were deposited via e-beam evaporation. The Ti/Ni/Au layers were used for the under bump metallurgy (UBM). The solder bumps were formed only on the substrate by means of thermal evaporation and lift-off processes. The thickness of the Ag layer coated on the indium was about 2000 . After deposition of solder bump, reflow processing was applied at a temperature above the melting point of indium. The chips were aligned and bonded using a flip-chip bonder (Toray, FC1500 series). During the alignment process, a two-sight camera unit was inserted between the chip and the substrate. After the alignment operation, the bonding head was lowered, and the bonding operation was performed under a specific contact pressure of 500 gf [6] .
III. RESULTS AND DISCUSSION

A. Interface of Ag-Coated Indium Solder
In our previous research [7] , it was found that a fracture occurred between indium solder bump and the chip pad during a die shear test. The problem occurred because the bonding temperature was lower than the melting point of indium. The fracture is attributed to the formation of indium oxide, which prevents good adhesion between the indium bump and the VCSEL chip pad. However, a Ag layer coated onto the indium solder bump effectively enhances the adhesion strength between the indium bump and the VCSEL chip pads by decreasing the melting temperature of the indium solder and protecting it from oxidation [5] . In this paper, the alloying state of the Ag/In interface is analyzed. Fig. 5 shows the energy dispersive spectroscopy (EDS) elemental distribution mapping of diffused Ag in an indium solder. It can be inferred that the Ag atoms are deeply diffused into the indium solder, despite the small amount of Ag involved. In general, the Ag diffuses rapidly into indium via an interstitial mechanism, and indium diffuses into silver through grain boundaries with a diffusion coefficient of 2.4 10 m s and an activation energy of 0.42 eV [8] . Therefore, immediately after deposition, the Ag layer interacts with the indium to form a AgIn compound layer due to the high interdiffusion coefficient [9] . Formation of a AgIn compound was identified from scanning electron microscopy (SEM) and EDS analyses. Fig. 6 shows the experimental setup used to measure the light output power of the flip-chip assembled VCSEL array. The characteristics of the VCSEL arrays that were flip-chip bonded using either a Ag-coated indium bump or an uncoated indium bump are compared by means of -and -inspections. In this paper, two-channel VCSEL arrays operating at 850-nm wavelength range with rates of 2.5 Gb/s were used. Fig. 7(a) shows the -curves of the flip-chip-bonded VCSEL. It inferred that the resistance of a Ag-coated indium bump is slightly lower than that of the uncoated indium bump. The -characteristics of the VCSELs were compared in Fig. 7(b) . The light output power of the Ag-coated indium bump is higher than that of the indium bump. In addition, the Ag coating on the indium bumps decreases the threshold current of the VCSEL from 50 to 43 mA. Therefore, the -and -curves indicate that the Ag-coated indium bumps are superior to the uncoated indium solder bumps with regard to optical and electrical performances.
B. Optoelectronic Characteristics of Flip-Chip-Bonded VCSEL Array
C. Characterization of a Flip-Chip Interconnect at Frequencies Up to 40 GHz
The RF and microwave characteristics of the flip-chipbonded CPW samples were analyzed for the entire frequency range from 0.1 to 40 GHz. It has been reported that the RF performance of the flip-chip bonded structure is influenced by different bump materials [10] , [11] . In this paper, the effect of the Ag coating on the indium bumps on the RF performances was investigated.
The measurement of the scattering parameters was performed using an Agilent 8722ES network analyzer with an on-wafer probe station for the frequency range up to 40 GHz. Figs. 8 and  9 show the measured reflection and insertion losses, in terms of frequency, corresponding to total CPW lengths of 4 and 10 mm, respectively. In both cases, when the total CPW line length is 10 mm, the insertion loss is about 3.3 dB/cm at 20 GHz and the return loss is less than 13 dB, as shown in Fig. 9 . The microwave transmission effect of the Ag coating is negligible by comparison with uncoated indium bumps. The measured results for the CPW only are an insertion loss of about 3.3 dB/cm at 20 GHz and a reflection loss of less than 14 dB. Thus, both Ag-coated and uncoated indium solder bumps can be used in flip-chip interconnects, while preserving the original characteristics of CPW signal lines. 
D. Cross Sections of Flip-Chip Assembled CPW Samples
SEM and EDS analyses were performed on the joint cross sections of the CPW packages. Fig. 10(a) and (b), shows the joint cross-sectional SEM images of the CPW package using indium and Ag-coated indium bumps, respectively. The SEM and EDS results indicate that the joint [ Fig. 10(a) ] consists of an indium-gold alloy with embedded intermetallic grains of AuIn . In addition, SEM and EDS results indicate that the joint [ Fig. 10(b) ] consists of an In-Au-Ag mixture alloy with embedded intermetallic grains [5] . The joint microstructure of the Ag-coated indium solder is similar to that of indium solder. The height of the solder bump was changed from 6.0 to 3.6 m after the flip-chip bonding process.
IV. CONCLUSION
This paper presents low-temperature flip-chip bonding for both optical interconnect and microwave applications, comparing the use of a Ag-coated indium bump and an uncoated indium bump. Coating a thin Ag layer onto the indium surface enhanced the optoelectronic characteristics of an indium bump. However, the effects of the Ag coating on microwave characteristics are negligible. Both the Ag-coated and uncoated indium solder bumps maintain the original characteristics of CPW signal lines almost without additional losses from the flip-chip-bonded bumps.
